|Port Type||Name||Width (bits)||Description|
This page provides detailed information about the OVP Fast Processor Model of the MIPS 5KEc core.
Processor IP owner is MIPS Technologies. More information is available from them here.
OVP Fast Processor Model is written in C.
Provides a C API for use in C based platforms.
Provides a native C++ interface for use in SystemC TLM2 platforms.
The model is written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor.
The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance.
The model is provided as a binary shared object and is also available as source (different models have different licensing conditions). This allows the download and use of the model binary or the use of the source to explore and modify the model.
The model has been run through an extensive QA and regression testing process.
Traditionally, processor models and simulators make use of one thread on the host PC. Imperas have developed a technology, called QuantumLeap, that makes use of the many host cores found in modern PC/workstations to achieve industry leading simulation performance. To find out about the Imperas parallel simulation lookup Imperas QuantumLeap. There are videos of QuantumLeap on ARM here, and MIPS here. For press information related to QuantumLeap for ARM click here or for MIPS click here. Many of the OVP Fast Processor Models have been qualified to work with QuantumLeap - this is indicated for this model below.
This model executes instructions of the target architecture and provides an interface for debug access. An interface to GDB is provided and this allows the connection of many industry standard debuggers that use the GDB/RSP interface. For more information watch the OVP video here.
The model also works with the Imperas Multicore Debugger and advanced Verification, Analysis and Profiling tools.
An ISS is a software development tool that takes in instructions for a target processor and executes them. The heart of an ISS is the model of the processor. Imperas has developed a range of ISS products for use in embedded software development that utilize this fast Fast Processor Model. The Imperas MIPS 5KEc ISS runs on Windows/Linux x86 systems and takes a cross compiled elf file of your program and allows very fast execution. The MIPS 5KEc ISS also provides access to standard GDB/RSP debuggers and connects to the Eclipse IDE and Imperas debuggers.
Model downloadable (needs registration and to be logged in) in package mips64.model for Windows32 and for Linux32
Model Variant name: 5KEc
MIPS64 Configurable Processor Model
Usage of binary model under license governing simulator usage. Source of model available under Imperas Software License Agreement.
Cache model not implemented on mips64 variants
If this model is not part of your installation, then it is available for download from www.OVPworld.org/MIPSuser.
Models have been validated correct as part of the MIPS Verified program and run through the MIPS AVP test programs
Both MIPS64 and microMIPS64 Instruction sets implemented
MMU Type: Standard TLB
Vectored interrupts implemented
DSP ASE Rev 2 implemented
OVP simulator downloadable (needs registration and to be logged in) in package OVPsim for Windows32 and for Linux32
OVP Download page here.
OVP documentation that provides overview information on processor models is available OVP_Guide_To_Using_Processor_Models.pdf.
Full model specific documentation on the variant 5KEc is available OVP_Model_Specific_Information_mips64_5KEc.pdf.
Location: The Fast Processor Model source and object file is found in the installation VLNV tree: mips.ovpworld.org/processor/mips64/1.0
Processor Endian-ness: This model can be set to either endian-ness (normally by a pin, or the ELF code).
Processor ELF Code: The ELF code for this model is: 0x8
QuantumLeap Support: The processor model is qualified to run in a QuantumLeap enabled simulator.
The 5KEc OVP Fast Processor Model also has parameters, model commands, and many registers.
The model may also have hierarchy or be multicore and have other attributes and capabilities.
To see this information, please have a look at the model variant specific documents.
Click here to see the detailed document OVP_Model_Specific_Information_mips64_5KEc.pdf.
Information on the 5KEc OVP Fast Processor Model can also be found on other web sites:
www.ovpworld.org has the library pages http://www.ovpworld.org/library/wikka.php?wakka=CategoryProcessor
www.fast-models.com has the page www.fast-models.com/mips_models/5kec
www.embedded-processor-models.org has the page www.embedded-processor-models.org/mips_models/5kec
www.systemc-tlm-models-library.org has the page www.systemc-tlm-models-library.org/mips_models/5kec
www.simulation-model.com has the page www.simulation-model.com/mips_models/5kec
www.systemc-tlm-processor-models.org has the page www.systemc-tlm-processor-models.org/mips_models/5kec
www.imperas.com has more information on the model library
http://www.ovpworld.org: VMI Run Time (VMI RT) API Reference Guide
http://www.ovpworld.org: Simulation Control of Platforms and Modules User Guide
http://www.ovpworld.org: Xilinx MicroBlaze Bare Metal Demos Video Presentation
http://www.ovpworld.org: PowerPC Bare Metal Video Presentation
Currently available Fast Processor Model Families.